Senior PCIe Design Engineer 資深PCIe設計工程師 - TrustTeks Ltd.|Meet.jobs

Salary

2.5m+ TWD Annually

Required skills
  • SystemVerilog
  • ,
  • Verilog
  • ,
  • RTL
  • ,
  • FPGA

Job description

Responsible for PCIe Controller design, integration and simulation.

Familiar with Synopsys PCIe PHY design.

Debug PCIe-related issue in ASIC or FPGA.


Requirement: 

At least 5 years (preferred) experiences in RTL design. 

Design experience in High Speed IO Controllers like PCIe or SATA. 

Good ability to integrate Phy IP. 

Familiar with FPGA and silicon debug. 

Good communication skill and team working spirit.

TrustTeks Ltd.

我們擁有頂尖的技術,重視每個IP的品質,讓員工能發揮所長學以致用,並注重員工家庭與工作的平衡。

Other jobs from this employer